The samples used for testing were fabricated using VHF-PECVD reactors using silane and hydrogen as source gases. Both hydrogen profiled nanocrystalline silicon and superlattice nanocrystalline silicon devices were fabricated. The shallow and deep donor states were measured using a junction capacitance technique. The minority carrier diffusion length was determined using a combination of capacitance and quantum efficiency techniques.
The measured hole lifetimes was seen to range from 200-600 ns. Lifetimes were plotted versus inverse defect density, and a linear correlation was seen. This showed the lifetimes followed the Shockley-Read-Hall recombination model. It was also seen for devices deposited at high temperature that a final hydrogen plasma treatment or hydrogen anneal step, the lifetimes and diffusion lengths improved, possibly due to grain boundary passivation.
Finally, it was shown that lifetimes in superlattice devices correlated with defect density and diffusion lengths indicating transport in these samples is the same as hydrogen profiled
samples.
This technique has been demonstrated for the first time in nanocrystalline silicon devices. An advantage to measuring lifetimes with this technique is that the actual device was not modified in any way to accommodate the measurement. Also, the method only required equipment that can be found in any common electronics lab.
INTRODUCTION

History
Petroleum is traditionally only thought of as a source for gasoline and diesel. This important resource has many uses, and energy may be the least important. The future of petroleum may be increasingly used in production of plastics and lubricants The most common PV technology uses crystalline silicon wafers as the starting substrate. This is a significant cost due to the demand of polysilicon feedstock that supplies both the solar and integrated circuits industries. The integrated circuits industry is prepared to pay a premium for wafers, but the economics are already tight for the solar industry with or without increasing wafer costs. A solution to this problem is to deposit thin films of silicon onto cheap substrates such as polymide, glass, or stainless steel by chemical vapor deposition (CVD) techniques. Not only does this remove the cost of expensive wafers, but this also gives the scientists and engineers increased flexibility in design of the light absorbing layers, shape of the cells, and deposition temperatures.
An important thin film material to the solar [5] and thin film transistor [6] industries is nanocrystalline silicon (nc-Si). The nc-Si films consist of crystalline grains on the order 10-100 nm in size. The grains are surrounded by a hydrogenated amorphous silicon (α-Si:H) tissue that acts to passivate the grain boundaries and dangling bonds. A major advantage to using nc-Si versus α-Si:H as the light absorbing layer is the lack of light-induced instability [7] known as Staebler-Wronski effect. Even though much is known about nc-Si, systematic research is being done to further understand the electrical properties, optical properties, and deposition methods for this important material.
Objectives
To optimally engineer PV devices, the researcher must understand how deposition parameters affect the devices optical and electrical properties. For crystalline silicon, transport is dominated by diffusion or the diffusion length versus drift or the range.
The transport of nc-Si is more of a mixture of these two, where built in electric fields are used to enhance the normal diffusion transport. An important electrical property to the transport, in diffusion or range, of electrons and holes is the minority carrier lifetime. To be able to measure the carrier lifetime in actual device configurations, as seen in Figure 1 .2.1, is critical to understanding material and device quality.
One common lifetime measurement is photoconductance decay [8] . Minority carriers are created by a pulsed light on the intrinsic layer and their decay is monitored by conductance with time. There are disadvantages to this measurement for the devices in this thesis. The measurement would have to be done prior to depositing the p+ layer. This could be done by removing the sample from vacuum, but is not ideal due to contamination, oxidation, and time required to finish a device. Another option would be to do the measurement within the chamber, but this would require expensive modification to the CVD reactors.
A measurement technique ideal for the purpose of characterizing minority carrier lifetimes is the reverse recovery (RRT) method. The method measures lifetimes in finished device configurations with very common testing equipment. The work of this thesis is based on using the RRT method to study minority carrier lifetimes in traditional nc-Si and also in superlattice nc-Si devices. These lifetimes were correlated with defect densities, measured by capacitance techniques, to verify the Shockley-Reed-Hall (SRH) recombination model.
Work was also done to understand how dopant grading, built in fields, and device structure affects the RRT method. 
Sample Preparation
The samples used for this thesis were prepared using two very high frequency plasma enhanced chemical vapor deposition (VHF-PECVD) reactors. Due to the sensitivity of nc-Si to dopant, the highly doped n and p layers were deposited in a separate reactor from the intrinsic layer. The source gases used in deposition of the intrinsic layer were silane (SiH 4 ), hydrogen (H 2 ), PPM trimethly boron (TMB) and PPM phosphine (PH 3 ). For the doped layers, the source gases were silane (SiH 4 ), hydrogen (H 2 ), diborane (B 2 H 6 ), and phosphine (PH 3 ). A substrate configuration was chosen for these devices, and polished stainless steel was used as the substrate. The transparent conducting oxide (TCO), indium tin oxide (ITO), was deposited by a DC magnetron sputtering reactor.
VHF-PECVD Reactor
Due to the similarity in physics, vacuum systems, and operation, only the reactor used to deposit the intrinsic nc-Si will be discussed. A schematic of the reactor used to deposit the intrinsic nc-Si films can be seen in Figure 2 .1.1. The system is a capacitively coupled or a "RF diode" plasma reactor. The electrodes are driven at a frequency of 46 MHz, where the top electrode is the sample holder and the bottom electrode is a cylindrical disk. Depending on what layer is being deposited, α-Si:H or nc-Si, the system RF power was 2-4 or [20] [21] [22] [23] [24] [25] [26] [27] [28] [29] [30] Watts respectively. Two important parameters that dictate the plasma characteristics are the dimensions of each electrode and geometry of one electrode to the other. Other parameters that also affect the plasma are chamber pressure, RF power, and plasma gases.
When dealing with any RF system, to ensure maximum power transmitted and a minimum power reflected the system must be impedance matched. A tuner is used every run to maximize the DC voltage, minimize reflected power, and maximize peak-peak voltages from RF probe and resistors. This tuner is in a pi configuration where the two capacitors and
an inductor values can be modified. The frequency can be slightly modified to achieve the above conditions, but the plasma must be optimized at that frequency. These parameters allow the scientist to repeat plasma conditions reliably from run to run.
Similar to other high vacuum systems, it is divided between a low vacuum stage and a high vacuum stage. The low vacuum stage consists of a mechanical pump or roughing pump to reduce the chamber pressure from atmosphere to a rough vacuum of approximately 1 Torr.
A capacitance pressure gauge was used to measure pressure in the ranges of 10 0 -10 -3 Torr.
Once at this rough vacuum, the high vacuum stage can reduce the chamber pressure to low 10 -7 Torr. The high vacuum stage consists of a turbomolecular pump and a mechanical pump. Measuring pressure in the range of 10 -4 -10 -8 , a hot cathode ion gauge was employed.
During depositions, typical operating pressures ranged from 50-100 mTorr.
Deposition Procedure
The process of depositing the intrinsic nc-Si begins with a predoposited 0.25 µm n+ film on a polished stainless steel substrate. To ensure the stainless steel substrates are clean, they are boiled in acetone, ultrasoniced in methanol, and finally stored in methanol. The n+ must be etched briefly in buffered oxide etch and rinsed in de-ionized water to ensure no native oxides are present to cause undesirable energy barriers. Or the n+ can be transferred directly from one reactor to the other, and no etching is required. Once ready, the substrate is aligned to a 1 in 2 mask and affixed to the substrate holder via screws. Prior to loading into the chamber, the surface of the substrate is blown with nitrogen in case any particulates have fallen onto the sample. The substrate holder is then loaded into the reactor, and many nitrogen purge cycles are performed. This decreases the time to reach the desired base pressure by nitrogen displacing moisture from the reactor walls which significantly decreases the overall leak up rate of the system. The reactor walls are heated overnight with resistive strap heaters to further decrease moisture content in the reactor which has been shown to reduce defect densities in nc-Si devices for this reactor [9] . Once the base pressure is obtained and the shutter is verified to be in the closed position, an α-Si:H dummy layer is deposited on the walls of the chamber for 60 minutes to bury any impurities. During the dummy layer the substrate heater is ramped to the desired temperature, and allowed to stabilize for 15 minutes. The heater is a standard aluminum block heater with a type K thermocouple soldered to the heater. To prevent sample oxidation, the sample is only allowed at temperatures above 150 °C when silane and hydrogen are flowing. When the dummy layer is complete, the gas flows, pressures, and RF power are adjusted to the desired deposition parameters, and the shutter is opened to begin the deposition. The nc-Si intrinsic layer ranges from 0.7-2.0 µm. After the intrinsic layer deposition is complete, the sample is cooled to below 150 °C. The substrate is then transferred to the other reactor to deposit the 0.05 µm nc-Si p+ layer.
Contact Formation
Achieving electrical contacts with high transparency, low sheet resistances, and ohmic 
Metallization
The TCO used for the devices discussed in this thesis was indium tin oxide (ITO).
The ITO was deposited via a DC magnetron sputtering reactor. In a similar manner as the VHF-PECVD deposition, a mask is used to define the deposition area, three 0.1256 cm 2 circles. The reactor was pumped down in a similar fashion as described in the VHF-PECVD section. A typical base pressure for the reactor was low 10 -6 Torr. The plasma gas used was a 1% oxygen / argon mixture at a chamber pressure of 5 mTorr. The DC power supplied to the electrodes was 20 Watt. A 2 minute conditioning deposition was performed to normalize the plasma and sputtering target. Once this was complete the shutter was opened, and ITO was deposited for 2.5 minutes. During the deposition the substrate was at a temperature of 175 °C. Variations of this process have been experimented with to improve the optical and electrical properties and prevent possible sample oxidations, but these are minor variations to the above process. It has been shown [9] that by adding 0.1 µm of aluminum bars to the ITO can significantly reduce device series resistance and improve fill factor. A slight reduction in current does occur due to device shadowing.
Contact Annealing
Post contact deposition, the device is thermally annealed at 150 °C for 30 minutes in an atmosphere ambient. During deposition, the indium tin alloy is partially oxidized by the oxygen in the plasma gas. The anneal step further oxidizes the indium tin alloy, where oxygen acts as a dopant to decrease the sheet resistance of the film. Also, it has been shown that the anneal step increases transmission and improves sheet resistance [10] . In summary, the thermal anneal step improves both the optical and electrical properties of the TCO.
To further reduce the series resistance, an electrical anneal can be performed. An electrical anneal involves driving a 0.3 A forward current for 10-30 minutes. This anneal has been shown to significantly reduce the series resistance of the device and improve the ohmic behavior of the metal-semiconductor interface.
Characterization Methods
To characterize the devices the following measurements were performed: capacitance versus voltage, quantum efficiency (QE), QE versus voltage, and RRT method. These three techniques measure defect densities, carrier diffusion length, and carrier lifetimes respectively. Other characterization such as I-V curves, raman spectroscopy, UV/VIS/IR spectroscopy, etc. were done on these devices, but are not relevant to this thesis.
Capacitance versus Voltage (C-V) Analysis
Measuring capacitance versus voltage at low frequencies one can estimate the doping or shallow defects and deep defect densities. An Agilent C-V meter is employed to measure the device capacitance at different voltage biases. The meter is calibrated for open and short circuits prior to device measurement to ensure repeatable results. To prevent coupling the AC light from the fluorescent lights into the device, a dark box is used to remove this unwanted signal. The AC signal applied has a frequency of 120 Hz and amplitude of 100 mV and performed at room temperature. The frequency chosen was low enough to allow deep defect states to respond to the varying voltage.
As seen from the work of Kimerling [11] , by plotting effective capacitance versus reverse voltage, one can estimate the doping and deep defect densities. As can be seen by gets an estimate of a sum of doping and defect densities. By taking the difference of these values, the devices defect density can be determined. As will be seen later, this data can also be used to estimate the minority carrier diffusion length. 
.2 Relative QE and ratio curves
The QE ratio curve in these ranges can give insight into collection problems near the associated interfaces such as reduced electric field due to dopant contamination. An estimate of short circuit current can be attained by using the QE and solar spectrum data as seen in Equation 3.2.2.
Diffusion Length Measurement
The minority carrier diffusion length can be measured using relative QE versus reverse voltage bias in conjunction with C-V analysis. The minority carriers in the devices discussed are holes due to the slight n type doping due to oxygen defects. By using the C-V to measure the depletion width at various reverse bias voltages and plotting these against QE, an approximate diffusion length can be determined as will be seen in the below analysis.
As seen in Figure 3 .3.1, light is incident on the p+ layer in the nc-Si devices discussed in this thesis. The QE is related to number of carriers collected as stated in previous sections.
An intuitive way to define QE is by looking at a thin slice, dx, and determining the probability a photon is absorbed multiplied by how far carriers generated in dx will travel.
The number of photons absorbed is related to the absorption coefficient, α(λ), and position, x.
The transport of holes is related to the position, x, and diffusion length, L p , or the average distance a hole travels before recombining. The functional form for both of these processes is an exponential. The QE will be these two multiplied together as seen in Equation 3.3.1. As seen from the equation, when QE is plotted versus depletion width the x-intercept will result in the minority carrier diffusion length. This can be seen in Figure 3 .3.2 for a typical diffusion length plot. As stated previously, many assumptions are made to get to Equation 
Reverse Recovery Transient (RRT) Method
The RRT can be used to measure the effective minority carrier lifetime in p-n junctions. Kingston [12] , Lax, and Neustadter [13] derived an equation for the storage time and how it is related to minority carrier lifetime by use of RRT method simultaneously which can be seen below. The equation used in determining the lifetime is Equation 3.4.1, and the theory behind it will be discussed below. A more rigorous analysis can be found in Appendix A.
where j f and j r are the forward and reverse currents, τ p is the hole lifetime, and T sd is the injected charge storage time. 
Results and Discussions
This section is divided into three parts. The first potion describes the experimental setup used to measure the RRT. The second portion describes the growth procedure and device structure of the nc-Si and superlattice devices that were used to measure the minority carrier lifetimes. Finally, the results of the experiments performed in this thesis are discussed in the last section.
Experimental Setup
Two different experimental setups were used in the duration of this project. Only the second will be discussed in this thesis, because the only difference between the two is substrate temperature control. A schematic of the circuit used can be seen in which will be called ringing. This ringing was significantly reduced by reducing parasitic capacitance and inductance. The BNC cable connecting the function generator to the box was reduced to a minimum length. Originally a traditional ceramic resistor with leads was used in the setup, but was replaced with a BNC-BNC in-series attenuator to avoid the extra inductance and capacitance from the leads and solder joints. It was also seen by using a 50 Ω resistor versus a smaller or larger resistor improved the ringing due to matching the source resistance with the load resistance to decrease reflected power. Finally, by using a 10X probe the capacitance the oscilloscope contributes to the circuit is reduced significantly. By minimizing the unplanned capacitance and inductance, the ringing can be significantly reduced.
To ensure the setup was working as theory suggests, a diode fabricated from a crystalline wafer was made to measure the minority carrier lifetime. As seen in measurements is also used for activation energy and SCLC measurements. These calibrations are done to ensure that the setup was not changed such as 10X probe matching, oscilloscope settings, etc that could result in erroneous results.
Device Structure
The nc-Si devices grown for this thesis were deposited using two different techniques.
The first technique utilizes hydrogen profiling where the hydrogen dilution ratio is decreased with increasing device thickness to control crystallinity. The second technique was a superlattice structure where alternating nc-Si and α-Si layers are deposited. Common to the nc-Si devices was the substrate, n+ layer, and p+ layer. The substrate used was polished stainless steel. Utilizing a VHF-PECVD reactor, an α-Si n+ layer of approximately 0.25 µm was deposited onto the substrate. To dope the α-Si layer, phosphine was used to produce phosphorus. Next the intrinsic layer is deposited which will be discussed in the next two sections. One thing to note though is that even though the intrinsic layer is not intentionally doped it is slightly n type. This has been shown to be the result of impurities such as oxygen from the reactor walls. Finally, a thin, to act as an optical window, nc-Si p+ layer is deposited on top of the intrinsic layer via VHF-PECVD reactor. The thermal equilibrium band diagram can be seen in Figure 4 .2.1.
Hydrogen Profiling nc-Si Device
At the beginning of the intrinsic nc-Si layer, a thin α-Si layer is deposited. After this layer the hydrogen to silane dilution ratio is significantly increased. This ratio is one of the most important parameters for control of nanocrystalline growth [14] . This proceeding layer is termed the seed layer or heterophase which is a mix of α-Si and some crystallites growing conically. shown that most impurities such as oxygen, carbon, nitrogen migrate to the large grain boundaries, and act as recombination centers. Thus to prevent the high crystallinity in the top surface, the ratio of hydrogen to silane is slowly decreased with increasing intrinsic thickness. The growth rate for the reactor used was approximately 2.5 Ǻ/s.
Superlattice nc-Si Devices
An alternative to hydrogen profiling to control crystallinity is using the superlattice structure or alternating nc-Si and α-Si layers [16] . The device structure is shown in Figure   Figure 4 .2.2 Schematic of µc-Si structure [15] 4.2.3, where the normal conical crystallites are shown. The amorphous layer terminates these before they grow together to form large grain boundaries which are a detriment to transport [17] . The alternating layers are grown by modulating the RF power between high and low powers via a function generator. Literature has shown that the large grains begin forming after approximately 500 Ǻ so the nc-Si growth time is kept under 200 s. It is critical to understand the appropriate amorphous time to completely terminate the growth of grains and yet thin enough to allow holes to tunnel through this passivation layer. This is done by keeping all reactor and device parameters identical expect the amorphous layer time. This leads to another effective way to control crystallinity in nc-Si devices, and may be much friendlier to a manufacturing environment than hydrogen profiling.
Results
Using RRT method to calculate minority carrier lifetimes results in an effective These values agree with mobilities reported from within the MRC [18] and from other external sources [19] . Based on the consistency, the values obtained from RRT method, space charge limited current, and diffusion length measurements can be interpreted as correct. One method to achieve higher mobility in nc-Si is to increase the grain size. This can be done with increasing deposition temperature which can be attributed to an increase in diffusion coefficient for the growth radicals. A possible problem at these high temperatures is hydrogen desorption from grain boundaries. This loss in hydrogen passivation can cause recombination centers at grain boundaries and reduce carrier collection. A novel treatment to this for this hydrogen migration is after the deposition the intrinsic layer is subjected to a hydrogen plasma. This techniques is termed a hydrogen anneal and lasts approximately 25 minutes. To determine the effect on transport, RRT method was used to measure a high temp sample with and without hydrogen anneal. The RRT waveforms can be seen in As mentioned earlier, the non-ideality in the reverse phase was investigated first in the assumptions of the analysis of the RRT method, and secondly in the devices. The analysis in Appendix A was on the assumption that drift current was negligible and could be ignored. In the devices made for this thesis, a slight electric field is present in the intrinsic layer due to microdoping and low doping density. This field gives rise to the slight voltage drop in the reverse phase of the waveform due to holes being swept away from the junction versus the natural recombination. To verify this reasoning, devices with high TMB grading, aka high built-in fields, were created and the RRT waveforms collected. As can be seen in Next, the transport properties of nc-Si superlattice devices were investigated. Due to the unique structure, it was to be concluded if transport occurred in a band like process seen in traditional nc-Si devices. To explore this, the RRT method was used to determine if superlattice devices produced similar curves and data from other nc-Si devices. 
